Push-pull switching power amplifier by Cuk, Slobodan M.
United States Patent [191 
Cuk 
[54] PUSH-PULL SWITCHING POWER 
AMPLIFIER 
[75] Inventor! 
[73] Assignee: 
[21] Appl, No.: 
[22] Filed: 
1511 Int. C1.2 .... 
Slobo@n M. Cuk, Huntington Beach, 
Calif. 
California Institute of Technology, 
Pasadena, Calif. 
902,725 
May 3,1978 
....................................... H02M 3/335 - -  
[52] U.S. CI. ......................................... 363/65; 363/16 
[58] Field of Search ...................... 307/57, 82; 363/16, 
[561 References Cited 
363/17, 18-25, 71, 65 
U.S. PATENT DOCUMENTS 
3,351,841 11/1967 Lipman et ai. .................... 307/82 X 
3,668,509 6/1972 Riebs et al. ........................ 363/71 X 
3,986,097 10/1976 Woads ................................... 363/22 
4,019,114 4/1977 Huellwegen ........................... 363/21 
4,039,927 8/1977 Richards, Jr., et al. ........... 363/18 X 
FOREIGN PATENT DOCUMENTS 
501394 4/1976 U.S.S.R. .................................... 3k3/71 
Primary Examiner-William M. Shoop 
Attorney, Agent, or Firm-Freilich, Hornbaker, 
Wasserman, Rosen & Fernandez 
[571 ABSTRACT 
A true push-pull switching power amplifier is disclosed 
utilizing two dc-to-dc converters. Each converter is 
comprised of two inductances, one inductance in series 
with a DC source and the other inductor in series with 
the output load, and an electrical energy transferring 
device with storage capability, namely storage capaci- 
tance, with suitable switching means between the induc- 
tances to obtain DC level conversion, where the switch- 
ing means allows bidirectional current (and power) 
flow, and the switching means of one dc-to-dc con- 
verter is driven by the complement of a square-wave 
switching signal for the other dc-to-dc converter for 
true push-pull operation. For reduction of current rip- 
ple, the inductances in each of the two converters may 
be coupled, and with proper design of the coupling, the 
ripple can be reduced to zero at either the input or the 
output, but preferably the output. 
23 Claims, 21 Drawing Figures 
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PUSH-PULL SWITCHING POWER AMPLIFIER 
ORIGIN O F  INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
BACKGROUND O F  THE INVENTION 
This invention relates to switching power stages and 
amplifiers, and more particularly to a push-pull switch- 
ing amplifier having zero output switching ripple. 
Switching amplifiers based on the buck-type con- 
verter have been known in the past, but not widely used 
because of their deficiencies. A conventional buck-type 
amplifier will be described and some of its deficiences 
discussed. Then after the present invention disclosed 
herein has been described, a comparison of the inven- 
tion with the prior-art switching amplifier will be made 
to reveal the superior characteristics of the invention. 
The new switching amplifier is based on the new 
switching dc-to-dc converter disclosed in an application 
Ser. No. 837,532 filed Sept. 28, 1977 by Slobodan M. 
Cuk and Robert D. Middlebrook. That optimum topol- 
ogy converter is here used in a special bidirection imple- 
mentation to provide a push-pull amplifier configura- 
tion. Hence all of the advantages of the new converter 
are obtained, such as high efficiency, small size and 
weight, and excellent dynamic performance, together 
with reduced pulsating for both input and output cur- 
rents. The most important benefits, however, come 
from the use of the coupled-inductor technique of the 
new converter for the basic power stage in this special 
push-pull switching amplifier, which results in a high 
performance amplifier with complete elimination of the 
switching ripple in the output, one of the limitations in 
the conventional switching amplifier design. Thus, the 
new switching amplifier has potential for a wide range 
of applications from a high efficiency, small size and 
weight, and fast response servo power amplifier to a 
low-cost high-performance audio amplifier. 
OBJECTS AND SUMMARY OF THE 
INVENTION 
An object of this invention is to provide a switching 
power amplifier having maximum performance (wide 
bandwidth, fast response, low noise and distortion) for 
the minimum number and size of parts. This is to be 
achieved without an excessively high switching fre- 
quency fs, the major limitation of the prior-art switching 
amplifiers. 
A further object is to have DC current only drawn 
from the power source, and DC current only delivered 
to a load in this polarity-changing power stage, thus 
approaching an ideal dc-to-dc converter in a switching 
power amplifier. 
In accordance with the present invention, an im- 
proved push-pull switching power amplifier is provided 
by a pair of dc-to-dc converters with feedback control 
over the pulse width of applied switching pulses in 
order for the output current to a load to follow an input 
signal. Each dc-to-dc converter is comprised of two 
inductances, one in series with a DC power source and 
the other in series with the output load, storage capaci- 
tance, and switching means for alternately connecting 
the junction between the first inductance and the stor- 
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age capacitance to ground return for the source, and 
connecting the junction between the storage capaci- 
tance and the second inductance to ground return for 
the load. When the input inductances of the two con- 
verters are made equal, the ripple input currents to the 
two converters result in zero-ripple source current. The 
switching means for one of the two converters is driven 
with the complement of the pulse-width modulated 
control signal applied to the other. In each converter, 
the input and output inductors are coupled by providing 
the inductors as winding of a transformer designed for 
the condition n=k, where n is equal to the square root 
of the ratio of the self-inductances L1 and L2 of the input 
and output windings, and k is the coupling coefficient 
between the windings for zero output current ripple. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is a schematic diagram of a conventional buck 
converter with output voltage of either polarity. 
FIG. 2 is a graph of the DC voltage gain of the power 
stage in FIG. I. 
FIG. 3 is a schematic diagram of a practical imple- 
mentation of the converter in FIG. 1. 
FIG. 4 is a schematic diagram of the switching power 
amplifier of FIG. 3 operated in open loop. 
FIG. 5 is a schematic diagram of the switching power 
amplifier of FIG. 3 operated in closed loop. 
FIG. 6 is a schematic diagram of a new converter 
capable of bidirectional current flow. 
FIG. 7 is a schematic diagram of two new converters 
(FIG. 6) operated in tandem (parallel) from a single 
power supply. 
FIG. 8 is a graph of the voltage gain V/V, of the 
power stage of FIG. 7. 
FIG. 9 is a schematic diagram of a new push-pull 
power stage. 
FIG. 10 is a schematic diagram of an implementation 
of the new power stage of FIG. 9. 
FIGS. l l a  and l l b  are graphs showing input currents 
and source currents for the power stage of FIG. 10. 
FIG. 12 is a schematic diagram of the new power 
stage of FIG. 10, with coupled inductors, in a closed 
loop to provide a new push-pull power amplifier. 
FIG. 13a is a schematic diagram of a boost converter 
in a new push-pull power stage, and FIG. 13b is a block 
diagram of a closed loop amplifier using such a push- 
pull power stage, or other equivalent push-pull power 
stage. 
FIG. 14 is a graph illustrating the optimum and ideal 
DC gain transfer characteristic of the power stage of 
FIG. 10. 
FIG. 15 illustrates a push-pull power stage from an 
audio amplifier designed in the arrangement of FIG. 12. 
FIG. 16 illustrates the open-loop DC gain character- 
istic of the power stage of FIG. 15. 
FIG. 17 is a graph illustrating the effect of input 
resistance upon loop gain frequency response of the 
push-pull power amplifier of FIG. 12 with the power 
stage of FIG. 15. 
FIG. 18 is a graph illustrating the experimental loop 
gain characteristic of the push-pull power amplifier of 
FIG. 12 with the power stage of FIG. 15. 
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FIG. 19 is a graph illustrating the closed-loop gain of The diagram is the same as that for the open-loop 
the push-pull power amplifier of FIG. 12 with the switching dc-to-dc converter of FIG. 3 operated at 
power stage of FIG. 15. constant switching frequency fs= l/Ts (clocked type), 
with the only difference that a time varying (sinusoidal, 
5 for example) input signal is used at the comparator input DESCRIPTION OF PRIOR ART 
In the conventional buck converter utilizing a series instead of a DC reference voltage. Thus, the need for a 
inductor L and a storage capacitor C, periodic switch- power stage with output voltage of either polarity, now 
ing between +Vgand ground (for interval DT,at +V,, becomes evident: for the positive half-cycle of a sinusoi- 
and interval D’Ts=(l-D)Ts at ground) results in the dal audio signal, the comparator generates a duty ratio 
duty ratio controlled output DC voltage V=DV,, 10 D>0.5 and output volage of positive polarity, while for 
where D is the switch duty ratio and fs= 1/T, is the the negative half-cycle D <OS,  a negative output volt- 
constant clocked switching frequency. This results in a age is generated. In fact, comparison of the low fre- 
power stage whose output to a load R can have only quency input signal and the high frequency sawtooth 
one polarity. (clocked ramp), generates a pulse width modulated 
A power stage whose output voltage can have either 15 (PWM) signal, whose low frequency spectrum is recov- 
polarity (positive or negative with respect to ground), ered by low-pass filtering. Hence a close replica of the 
depending on the value of the duty ratio of the switch, input signal but now at high Power level is generated at 
can be provided with such a conventional buck con- the output. 
verter by connecting a second power supply -V, to the The comparison of this switching power amplifier 
switch in place of ground as shown in FIG. 1 20 approach with the customary conventional linear 
By use of the customary Volt-sec balance condition Power amplifier design with respect to the two fore- 
on the inductor L in the steady-state, we obtain: most constrains in the power amplifier design, that is the 
efficiency and distortion, becomes now apparent. In 
terms of efficiency, this approach boasts the usual ad- 
25 vantages of switching Dower sumlies over linear, that 
(Vg- V)DT3=(Vg+ V)DTs (1) 
or 
VMg=D-D =2D- 1 (2) 
Thus, the DC voltage gain is a linear function of duty 
ratio D as shown in FIG. 2, and for D>0.5 the output 
voltage is of positive polarity, while for D<0.5 it is of 
negative polarity. 
While the actual hardware implementation of the 
ideal switch S in a conventional buck converter of only 
one output polarity by use of a bipolar transistor and 
diode is rather obvious, the reversal of the output volt- 
age in the converter of FIG. 1 makes the hardware 
realization of its ideal switch S less apparent, and neces- 
sitates reexamination of the requirements imposed on it. 
Namely, since the average inductor current generates 
the output DC voltage, reversal of the output voltage 
polarity is accompanied by reversal of the inductor 
current direction, as shown by full and dotted line ar- 
rows in FIG. 1. Hence, the hardware implementation of 
the switch S has to permit this bidirectional current 
flow. This is readily accomplished by the two-transis- 
tor, two diode circuit of FIG. 3. 
Transistors Q1 and 4 2  in FIG. 3 are alternatively 
turned on and off by their drives. (when Q1 is turned on 
for interval DT,, 4 2  is turned off, and vice versa), while 
diodes D1 and D2 work in synchronism with them. 
Namely, for D>0.5 (positive output voltage polarity) 
when Q1 is turned on VlzV,  (saturation voltage ne- 
glected), the average DC current I is positive. When Q1 
is switched off, the inductor forces Dl to conduct and 
Vi= -V,(diode drop neglected). If Q2is switched on at 
this moment. its base-collector iunction is forward bi- 
I - _  .- 
is, significantly lower power dissipation. Namely, its 
theoretical 100% efficiency is usually only slightly de- 
graded (very often efficiency is above go%), owing to 
the most efficient use of semiconductor devices as 
30 power processing elements, that i s  as switches. Power 
dissipation problems are thus minimized, and become 
functions of the transistor saturation voltage, its switch- 
ing time and parasitic resistances of storage elements in 
the power path. Distortion, however, is a function of 
35 switching frequency in this switching amplifier ap- 
proach, rather than dependent on the linearity of tran- 
sistor I-V characteristics. Specifically, for low distor- 
tion switching frequency fs has to be an order of magni- 
tude or so higher than the signal frequency f to avoid 
40 overlapping sidebands in the PWM signal, even when 
the clocked ramp is of ideal linearity. 
On the other hand, one would like to avoid an exces- 
sively high switching frequency for several reasons. 
Linearity of the sawtooth waveform may be hard to 
45 realize at higher switching frequencies. The storage 
time of the transistor switch then may represent a signif- 
icant portion of the switching period thus further intro- 
ducing distortion, and degrading the efficiency as well. 
Bandwidth vs. output ripple constitutes another trade 
50 off. A general rule of thumb used by designers of 
swtiching power supplies is that for low ripple, the 
switching frequency must be at least two decades above 
the corner frequency fc= $ P ~ L C  of the L-C averaging 
filter. Thus, to obtain flat amplitude frequency response 
5 5  out to 20 kHz in audio power amplifier applications, the 
averaging filter corner frequency in the open-loop con- 
figuration of FIG. 4 must be at least 20 kHz. Therefore, 
one must either switch at 2 MHz (too high a freauencv 
Y a <  
ased, but the net effect on the circuit operation and to be practical) or sacrifice low ouiput switching ripple. 
diode D I  conduction is negligible. When transistor Q1 60 In addition, several other drawbacks originate from this 
switches on again Vi=Vgand diode Dl turns off. Tran- open-loop approach. Any nonlinearity of the sawtooth 
sistor Q2 and diode D2 operate similarly for the other waveform (clocked ramp) and of the dc gain character- 
current direction (shown by the dotted arrow in FIG. 3) istic of the power stage, shows up as additional distor- 
for D<0.5. tion in the output. Thus, the linear dc gain characteristic 
A conceptual block diagram of a switching power 65 (FIG. 2) of the buck-converter in FIG. 3 becomes man- 
amplifier operated in an open-loop manner, and incor- datory in this open-loop approach. Finally, both power 
porating the power stage of FIG. 3 is shown in FIG. 4. supplies (positive and negative), have to be well regu- 
It includes a comparator 10 and a driver 11. lated to avoid yet another source of distortion. The 
4,186,437 
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solution to these problems lies, of course, in the use of simultaneous turn on of transistors Qi and 42, thus 
negative feedback as shown by the block diagram of the shorting the two power supplies and resulting in transis- 
closed-loop buck type switching power amplifier in tor destruction. Finally, a relatively high switching 
FIG. 5. It employs a loop comparator 12 to provide to frequency (300 kHz or so) is still necessary to reduce 
the comparator 10 the difference between the output 5 switching ripple. 
waveform and the signal input. Thus, we have come to the conclusion that a new 
Several benefits generally associated with the use of switching converter (power stage) with properties su- 
negative feedback are obtained. The corner frequency perior to those of a buck converter (FIG. 1 and FIG. 3) 
of the L-C averaging filter may now be placed at a is needed to replace the buck-power stage in the feed- 
lower frequency of 2 kHz, for example, and then nega- 10 back arrangement of FIG. 5. An object of this invention 
tive feedback used to extend the closed-loop gain band- is therefore to find a switching converter which will 
width out to 20 kHz as desired for a good audio power remove all of the above deficiencies. Such a converter 
amplifier frequency response. A switching frequency of and its properties, and various useful extensions, are 
200 kHz or higher would then provide low switching disclosed in the aforesaid copending application. Thus, 
ripple. Also a significant improvement in accuracy and 15 only the highlights of the new optimum topology 
DC stabilization is obtained. Furthermore, a certain switching converter and its coupled-inductor extension 
degree of nonlinearity in both the sawtooth waveform as related to the switching power amplifier application 
as well as DC gain of the power stage could be toler- will be included here. 
DESCRIPTION O F  PREFERRED ated, and overall distortion of the amplifier reduced by 
EMBODIMENTS the amount of feedback loop gain introduced. In addi- 20 tion, the amplifier becomes less sensitive to noise intro- 
duced by the power supply, transistor switching delay 
times and other nonidealities. Of course, the price one 
has to pay for these improvements is increased complex- 
ity and possible stabilization problems. However, this 
does not seem to pose any serious limitations. As seen in 
FIG. 4, the block diagram of the switching mode power 
amplifier is the same as for the switching mode regula- 
tor, and thus, all the techniques for analysis of the 
The original configuration of the new converter de- 
scribed in the aforesaid copending application is capable 
only of unidirectional current (and power) flow. How- 
25 ever, symmetrical implementation of the transistor Q1 
and diode D1 switch combination by addition of a single 
pnp transistor Q2 and diode D2 removes this constraint 
and results in a bidirectional current and power flow as 
shown in FIG. 6. The same reference numerals for the 
closed loop-gain stability and regulator performance 30 transistor-diode switch combinations are being used 
developed, as well as measurement technique, are here as in the prior art converters of FIGS. 3, 4 and 5 
equally applicable to the switching audio power ampli- since they perform the same function, although not in 
tier. the same converter circuit. Here two inductors L1 and 
The analysis of the operational principles of switch- L2 are used with a storage capacitor C1 in accordance 
ing power amplifiers, even though based on the buck 35 with the teachings of the aforesaid patent application. 
power stage as the only thus far known configuration, What is new is the addition of the transistor 4 2  and 
demonstrates that in principle any switching regulator diode D2, as just noted for symmetry in switching. 
(based on other switching power stages) or even open- The entire converter is thus symmetrical, and the 
loop driven switching converter can be made into a input and output terminals can be arbitrarily designated. 
power amplifier, provided its power stage is appropri- 40 In addition, each of the terminals can behave either as a 
ately modified to result in an appropriate two quadrant current source or as a current sink, owing to the bidirec- 
V-I characteristic. The fact that the buck power stage is tional current implementation of the switch. Thus the 
the only one used so far may be quite misleading. This configuration of FIG. 6 becomes ideal for the battery 
is probably caused by the failure of initial attempts to chargeddischarger application where both functions 
appropriately modify boost or buck-boost power stages 45 are realized by this single converter structure. The di- 
for switching amplifier applications. rection of current flow through the converter is deter- 
Despite the negative feedback and constant (clocked) mined by whether the duty ratio is greater or less than 
switching frequency fs, the closed-loop switching am- the value that just matches the conversion ratio to the 
plifier of FIG. 4 still has several drawbacks which origi- ratio of the bus to battery voltages. Also, the bidirec- 
nate directly from the buck power stage itself. In partic- 50 tional current feature of the converter realization of 
ular, the current drawn from the power supplies is pul- FIG. 6, results in the “continuous conduction mode” of 
sating and can generate tremendous amounts of noise. operation even when there is a zero power throughput. 
This is a serious problem if left uncorrected. For exam- Thus the dynamics of the converter does not change 
ple, trying to listen to the radio in the noise contami- between “continuous” and “discontinuous” conduction 
nated environment caused by this amplifier would prob- 55 mode and the dynamic models for continuous conduc- 
ably result in frustration. Thus, a properly designed tion mode are equally applicable for this transitional 
input filter must be added to each power supply prefera- region between two power flow directions. Note also 
bly with little effect upon the loop-gain. Another draw- that this bidirectional current switch implementation is 
back is that there is need for two power supplies of equally applicable to the coupled-inductor extension of 
opposite polarity. Also, a quite elaborate scheme for 60 the new switching converter described in the aforesaid 
driving the transistors of the buck power stage in FIG. copending application. 
3 is required, since neither of the transistors is referred The converter configuration of FIG. 6 does have 
to ground. Therefore either floating isolated drives are some very important advantages. For example, both 
necessary, or a push-pull nonisolated drive scheme transistors are referenced to ground and are easier to 
(which requires two additional power supplies, above 65 drive than those of FIG. 3. Moreover use of the single 
+Vgand below -Vg, to turn on and off the transistors drive source for the complementary npn and pnp 
Qi and Q2) would have to be implemented. In addition, switches, as shown in FIG. 6, not only tremendously 
very careful precautions have to be taken to prevent simplifies the driving scheme, but also automatically 
7 
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prevents simultaneous turn-on of both transistors Q1 and at one converter output and sinking at other converter 
Q2 (and thus prevents shorting capacitance Cl), in spite output, resulting in the opposite current flow in the two 
of the presence of transistor switch storage time. constituent converters. For example, for the direction 
Therefore all of the problems associated with the of current i in heavy line on FIG. 9, the lower converter 
buck converter stage of FIG. 3 mentioned earlier have 5 behaves as a current source, while the upper becomes 
been resolved with the converter configuration of FIG. current sink. With the opposite polarity of the output 
6. It now remains to describe how this configuration current i (dotted line), the role of the two converters is 
can be included in a switching power amplifier scheme. reversed. Thus, switches s1 and s2 have to permit this 
bidirectional flow of current (and power) depending on 
with the capability of producing an output voltage of 10 the duty ratio D. In other words, a part of the energy 
either polarity will now be described with reference to delivered by the lower converter is consumed by the 
A Power stage based On the new converter Of 
FIG. 7. Although there are probably 
accomplish this, Only the simp1est and most 
way, which 
ways to load, and the remainder returned via the upper con- 
verter to the source. The actual hardware implements- 
tion of the bidirectional current (and power) flow is, preserve the good properties Of the 
new and add Some as a l5 however, easily accomplished by use of the transistor/- 
diode pairs of FIG. 6, as shown in FIG. 10. It may now power supply, will be described. In this arrangement of FIG. 7, two new switching converters as shown in FIG. become evident why the new amplifier power stage is 6 are operated in tandem (parallel). 
ated out of phase, that is with complementary switch 20 lower converter pushes the current (and energy) 
for interval DTw switch S2 is in position B2 for the same load, and vice versa. 
the operating conditions are such that both converters tion of the switching scheme is that all four transistors 
are operating in the continuous conduction mode. Then 25 are referred to ground (grounded emitter), making them 
the output voltages Vi and V2 across the two loads are easy to drive. In addition, the nPn and PnP transistor of 
ideally (no parasitic resistances taken into account): each stage can be driven with the same PWM drive 
source, but in phase opposition as shown. Therefore, the 
overlap of the transistor on times is automatically pre- 
vented, even in the presence of significant transistor 
It may also be noticed that this bidirectional current 
conduction mode (Le., the power stage always operates 
tions of equations (3) and (4) made above. 
An additional very desirable feature is still derived 
from the push-pull connection itself. Namely the cur- 
rent ig drawn from the source V, at any time is D D  
ig=il-i2 (6) which is sketched as a function of duty ratio D in heavy 
line in FIG. 8. The individual converter gains Vl/Vg where currents il and i2 are both positive (directions as 
in FIG. IO), and their slopes are inversely proportional and -V2/Vg are shown in dotted line. 
As seen in FIG. 8, the differential gain of equation ( 5 )  to their inductance values. is just the one needed for switching power amplifier 45 an interesting situation is ob- 
change property as the D C  voltage gain shown in FIG. 
for the modified buck power stage. The only trouble i t . ,  when Li=Li of both inverters, the current igdrawn by the power supply is DC only with no ripple at all. is that there is not yet a load between two converter outputs to draw any power from the stage, Thus an 50 Namely, while the inductor current il is increasing at 
interesting question arises: it possible to connect a Some rate (for interval DTJ, the other inductor current 
Let us now assume that the two converters are oper- a true push-pul’ power stage’ the 
drive ratios. Namely, when switch S1 is in position A1 
interval. Suppose also that the two loads R1 and R2 and 
through the load, the upper converter Pulls it from the 
A convenient feature of this hardware imPlementa- 
VI = (D/D) Vg (3) 
(4) 30 storage times. V2=(D’/D) Vg 
As Seen from these equations, the two Output implementation avoids the transition to discontinuous are Only for D=OS 
their differences V=V1 -V2 leads to: 
One Or the Other be- 
greater for Other duty ratios’ Thus? 35 in continuous conduction mode), justifying the assump- 
( 5 )  V ( D - D )  -= 
40 
v, 
As Seen in FIG. applications, since it has the Same required polarity tained when input inductors are the Same as in FIG. 10, 
load between the outputs of the two converters running 
in parallel without violating Some basic laws or disturb- 
i2 is returning at the Same rate, as shown in FIG. 1la 
thus supplying the rate of il. Hence, overall 
ing the individual proper operation of the converters? only DC current is drawn from the power supply. This 
to this question is affirmative and is a key 55 very desirable extra feature results from the true push- 
to the success of the new push-pull switching power Pull configuration itself. 
amplifier design. Thus, with the two loads in the con- This novel technique of the Push-pull like toPologY, 
verter of FIG. 7 replaced by a differential (“floating”) differential load, and bidirectional current switch imple- 
load R, the new push-pull power stage of FIG. 9 is mentation, which has been used to obtain the new 
obtained. Comparison with the power stage of FIG. 7 60 Power stage of FIG. 10 from the original new con- 
from which it originated now seems in order. verter, can be applied to obtain a closed-loop amplifier 
In the power stage of FIG. 7 the two switching con- as in FIG. 12. Two-phase control is achieved through a 
verters do not affect each others operation, and both driver 20 comprised of inverting amplifiers translating 
have a unidirectional current (and power) flow as the true (Q) and complementary (Q) outputs of a flip- 
shown. However, this is not so in the push-pull power 65 flop 21 into A and B control signals applied to the bases 
stage of FIG. 9. Namely, owing to the differential of the switching transistors Q1 and Q2of each switching 
(“floating”) connection of the load, between the two dc-to-dc converter. The two transistors of each con- 
individual converter stages, its load current i is sourcing verter may themselves be driven by the same signal in a 
The 
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complementary manner because one is an npn type and 
the other is a pnp type. Other equivalent, but more 
complex arrangements may be used to implement this 
bidirectional current capability achieved in each con- 
verter with the transistor-diode pairs comprised of tran- 
sistor Q1 and diode D1 and transistor 4 2  and diode D2. 
A pulse width modulated signal is used to switch the 
flip-flop 21. The pulse width modulated signal is pro- 
duced using a comparator 22 to compare a control sig- 
nal and a sawtooth waveform. For a closed loop ampli- 
fier, a loop comparator with a differential input is imple- 
mented with a differential amplifier 23 connected to 
amplify the voltage across the load and a comparator 
24. This is similar to the loop comparator of FIG. 5, but 
is with the new power stage in which the load R is 
floating between the output voltage levels of the two 
power stage converters operated in a true push-pull 
mode. This same novel technique of the push-pull like 
topology may also be applied as well to other known 
converter types, such as boost, or buck-boost converter. 
As an example, a power stage based on the boost con- 
verter and suitable for use in a switching power ampli- 
fier is shown in FIG. 13a. FIG. 13b illustrates in a block 
diagram the general form of a closed loop power ampli- 
fier using any known converter types for the power 
stage comprised of two switching dc-to-dc converters 
31 and 32, each with bidirectional current capability, 
and a single power supply, V,. The converters outputs 
are connected to opposite ends of a load, R, and oper- 
ated in a push-pull mode by a two-phase control unit 33 
through a driver 33. A pulse width modulator 35 re- 
ceives a signal to be amplified from a loop comparator 
36 having a differential input stage to compare an input 
signal with the voltage across the load. The differential 
input stage is designed to provide a total gain of substan- 
tially less then one for comparison with a small signal 
input. That is preferably implemented with a potentiom- 
eter in a voltage dividing network at the input of the 
differential input stage in order to control the loop gain. 
A buck power stage similarly modified would result in 
a single power supply configuration as compared to the 
two power supply strategy of FIG. 1. However, either 
design still has all the drawbacks mentioned earlier 
when compared to the power stage in FIG. 10 based on 
the new converter. 
In practicing the present invention, the most advanta- 
geous configuration is obtained when the coupled- 
inductor extension of the power stage in FIG. 10 is 
used, as shown in FIG. 12, which represents a closed- 
loop diagram of the new push-pull switching power 
amplifier connected to drive a speaker 25. Briefly, in- 
ductors L1 and L2 of each of the two converters are 
coupled as shown with a matching condition n=k 
where n is the square root of the ratio of self-induc- 
tances L1 and La of the respective input and output 
inductors, and k is the coupling coefficient. Under those 
matching conditions, the output current ripple is re- 
duced to zero, thereby tremendously improving the 
amplifier performance because there is no longer any 
need for excessively high switching frequencies to re- 
duce the amplifier switching ripple at the output. The 
ripple will all be shifted to the input currents il and 
i2but, as shown before, the current drawn from the 
power source will also be DC only, thus approaching 
the ideal dc-to-dc power stage characteristic in having 
DC currents at both input and output. 
When the two transformers (coupled-inductors L1 
and L2) are designed to satisfy the matching condition, 
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zero current ripple is obtained at the output, as just 
noted, and the need for output filter capacitors Cz is 
completely eliminated. The elimination of output filter 
capacitors results in further simplified and extremely 
favorable loop-gain dynamics (effectively single pole 
frequency response, as will be shown later) which per- 
mits closing the feedback loop directly, even without 
any compensation network, and yet resulting in a high 
degree of stability. Also there is no longer any need for 
an excessively high switching frequency to reduce the 
amplifier ripple, thus resulting in further improvement. 
Therefore, the closed-loop switching amplifier configu- 
ration of FIG. 12 has a number of advantages which 
will become even more evident wheii a comparison of 
the conventional buck type design of FIG. 5 and the 
new push-pull switching power amplifier of FIG. 112, is 
made. 
Quite low open-loop harmonic distortion (less than 
1%) for an amplitude of duty-ratio excursions less than 
0.1 has been achieved with the new power stage of FIG. 
10, suggesting a very linear DC gain characteristic for a 
duty ratio D around 0.5, as seen on FIG. 8. However, 
when the parasitic resistances of the two inductances 
are accounted for to model more correctly the finite 
voltage gain of the power stage, the DC gain character- 
istic appears to be still further linearized around D=0.5. 
To assess the nonlinearity of the differential dc gain 
characteristic (FIG. 8) and its effect upon distortion, 
assume that the duty ratio D varies sinusoidally around 
its zero-input operating point D=0.5, that is 
D=0.5+A sin ut (7) 
where amplitude A is limited to I A I <0.5. 
Substitution of equation (7) into equation ( 5 )  results in 
This is a periodical function oft, and since it is also an 
odd function, it can be decomposed into odd Fourier 
series. Therefore, the output voltage will contain, be- 
sides the fundamental A1 sin ut, odd numbered harmon- 
ics. This is as should be expected since the push-pull 
connection, if considered ideally symmetrical, as here, 
results in the cancellation of even order harmonics. By 
'finding the rms value of equation (8) as well as of the 
first. harmonic, the total harmonic distortion can be 
50 obtained. Quite complex integrals, however, can be 
evaluated in the closed form to get the total harmonic 
distortion analytically as: 
Equation (9) demonstrates that the total harmonic dis- 
60 tortion increases very rapidly with increase of ampli- 
tude A. Even though the harmonic distortion will be 
reduced by an order of magnitude, or so, when the 
feedback loop is closed as shown in FIG. 12, it would 
still be desirable to keep the open-loop distortion for the 
65 power stage alone as low as possible. That may be ac- 
complished in practice by keeping the amplitude of 
duty-ratio excursions (Asinot) to less than 0.1. The 
open-loop total harmonic distortion will then be less 
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tion in an open-loop application. Even with a duty-ratio A RII  A Rn (12) 
excursion as high as 0.2, a total harmonic distortion of 
ni a2 
than 1%, which by itself is considered quite low distor- 
a l = R ,  a2=-  R 
4.36% may be quite acceptable for some applications. 
duty-ratio excursions of A less than 0.1 (or extended to 
0.2 as shown later by proper optimization), may at first 
look to be quite restrictive, it is not at all so. Namely, for 
duty-ratio excursions of A equal to 0.1, a differential 
DC gain of V/Vg=0.83 is obtained, while for duty-ratio lo Optimality criterion: 
excursions of A equal to 0.12, the DC gain becomes 
V/Vg= 1.02. Thus for input power supply voltage 
0.12, a sinusoidal Output voltage of amplitude slightly 15 value for a 1  can be chosen. However, for efficiency 
Over 24 v is obtained. The comparable switching reasons a2is usually very small (a2< < l), which makes 
power amplifier based on the buck Power Stage (FIGS. a1 almost insensitive to a2 and equal to 0.07 18 for 
4 and 5) and with the Same Source vg=24 v, would a 2 <  < 1. For an 8-ohm load, the optimum value of the 
have to undergo the full range of the duty ratio excur- parasitic resistance R11 of the input inductor L1 is found 
sions of A equal to 0.5 to develop a sinusoidal output 20 to be 0.58 ohms. 
voltage of the same magnitude. Thus, the restricted When a1 and a2 are chosen to satisfy the optimality 
range of variation of duty-ratio excursions of A due to criteria just described, the DC gain transfer curve is 
nonlinear DC gain characteristics of the new power maximally linearized over the widest range of ampli- 
stage (FIGS. 9 and 10) is largely offset by its higher tude A as seen on the plot of FIG. 14. The comparison 
gain. For example, the slope of DC gain characteristic 25 with the ideal DC gain curve (no parasitics included), 
evaluated at Dz0.5 is 8 in a new power stage (FIG. 10) shows almost perfect linearity of the optimal DC gain 
while for the prior art (FIG. 3) it is only 2. Therefore, a curve for A <0.2. 
4 1  increase in gain allows proportional reduction in A push-pull switching audio amplifier has been opti- 
duty ratio excursions needed for a given power level. In mally designed in the closed-looP arrangement of FIG. 
fact, the power stage developed has the advantage that 30 12, but in the configuration of FIG. 15 with parasitic 
it is capable of step-up of input voltage for duty-ratio resistors Rp=O.53Q with the capacitor value of 180 /Jf,
excursions of A greater than 0.12, while the buck power and with coup1ed inductor parameters 
stage FIG. 3 has only the step-down property. Conse- 
quently, the new power stage 10 can work satisfactorily 
from lower power supply voltages than the prior art 
(FIG. 3) for the same load power requirement. 
To get a quick estimate for the limited low distortion 
Although a limitation in amplitude variation to a 5 and R is the load resistance. To optimize the circuit of 
FIG. 12, it is only necessary to find the Parameters a1 
and a 2 ,  such that the differential DC voltage gain char- 
acteristic given by equation (1 1) is maximally linearized 
around the operating Point D=0.5. That leads to the 
a1=(7-4d3) (l+az) (13) 
vg=24 v, and for duty-ratio excursions of A to Thus, from equation (13), for a given a 2 ,  the optimal 
L1=138.5 pH and 
Le=L2-L1=37’5 pH. 
35 The npn transistors were G E  D44H10 and the pnp 
transistors were G E  D45H10. All of the switching di- 
odes were IN3883, and additional diodes D3-Ds of type 
IN914 were used to couple the output of type D20026 
approximated by a qua- 40 transistors and diodes, as shown, in a modification of the 
Baker clamp to improve the transistor switching times. 
The circuit was tested with an 8R resistance for the load 
R. For the chosen power supply voltage Vg=25 V, and 
with duty ratio excursions limited to less than 0.1 
tion (lo), gives motivation to investigate closer the maximum output voltage was approximately 25 V, and 
linearity of the DC gain characteristic and possible roughly 40 Watts of sinusoidal audio power was ob- 
means for its further improvement. tained. The switching frequency used was fs= 80 kHz. 
Quite low (< 1 %) harmonic distortion is thus demon- First, several experiments and measurement were 
strated for limited duty ratio excursions (A<o.1). That 50 performed on the power stage itself, followed by some 
suggests a very linear DC gain characteristic around openloop DC as well as AC gain measurements. The 
D=0.5, as seen on FIG. 8. However, when the parasitic first experiment verified the DC gain characteristic of 
resistances of the two inductances are accounted for to FIG. 14 by direct measurements of the differential out- 
model more correctly the finite voltage gain of the put DC voltage vs. the duty ratio of the power switch. 
power stage, the DC gain characteristic appear to be 55 The parasitic resistances of the coupled-inductors were 
still further linearized around D=0.5. The effect of Rli=R[2=0.04f& and a characteristic very closely ap- 
parasitic resistances R L ~  and R L ~  for coupled inductors proaching the ideal gain characteristic of FIG. 14 was 
L1 and L2 of a power stage converter (FIG, 12) upon measured. Then, the resistances of Rp=0.53R were 
the DC voltage gain and efficiency is given by added in series with the input inductors (Le., added to 
60 the parasitic resistance of the input inductor), resulting 
in the total optimal input resistance of 0.570 very near 
the theoretical (ideal) of 0.58R for an 8s1 load. The 
linearity of the measured DC gain characteristic tre- 
mendously improved as was predicted by FIG. 14. 
65 However, for lower power supply voltage (V,= 10 V 
or smaller), a deviation from the linear characteristic 
was observed for low output voltages (duty ratios close 
to 0.5). This has been attributed to transistor saturation 
range defined by duty-ratio excursions Of A less than drivers through 1 1 ~  resistors 41 and 42 to the switching 
Oa2, equation (9) is very 
dratic (parabolic) dependence as: 
(lo) Ad/A 1 =: A2 
The low distortion (<4%) given by equa- 45 (A<0.1 to keep the open-loop distortion very low), the 
(11) 1- 
-%- [ 1 + ai(D’)D)2 + a 2  ] 
where 
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voltage and diode forward drops, which were not ac- 
counted for in FIG. 14. At higher output voltages and 
for higher input supply voltages, their effect becomes 
negligible, and approaches the optimal linearity curve 
of FIG. 14. 5 specified DC reference voltage.) 
The next experiment measured the overall open-loop 
DC gain linearity (hence including the nonlinearity of 
the ramp and any other source of nonlinearity). Still 
operating in an open-loop, a small DC signal input was 
injected as the audio signal input and the output voltage 10 
ated from lower power supply voltages than buck- 
type for the same output power.) 
(3) No need for an input filter. (In fact, the current 
drawn from the power source has no ripple for a 
(4) All the transistors in the push-pull arrangement 
are referenced to ground (grounded emitter), thus 
permitting the simplest and easiest way to drive 
them. 
(5) Use of the complementary npn and pnp transistors 
across the load was measured, resulting in the open- 
loop DC gain characterisitic of FIG. 16. As seen in 
FIG. 16, relatively good overall linearity was observed. 
This measurement was, of course, done with an opti- 
mum DC gain characteristic of the power stage, hence 15 
Rp=0.53fl was included. 
The measurement of the dynamic (AC) small signal 
frequency response (loop-gain) at the steady-state (DC) 
operating point D=0.5 was undertaken next. Although 
a more sophisticated and general signal injection 20 
method could have been used for loop gain measure- 
ment without breaking the feedback loop, the relatively 
low value of the DC loop-gain designed (28 db) and the 
negligible loading effect of the feedback network at the 
power stage output permitted breaking the feedback 25 
loop at the output. The loop-gain T was then measured 
by injecting an AC signal at the input of the amplifier 
23, and measuring the AC output differential voltage of 
the power stage. 
tances Rp=0.53 fl were removed (shorted). The mea- 
For the first measurement, the externally added resis- 30 
driven from a single source results in automatic 
prevention of any overlap in the on state of the 
transistors. 
(6) Very good DC gain linearity (for optimal design) 
results in low open-loop distortion. 
(7) DC isolation feature, although not demonstrated, 
may be easily introduced, if necessary for certain 
applications, by direct use of techniques disclosed 
in the aforesaid copending application. 
While all these advantages are present with the new 
converter implementation of FIG. 10, the additional 
advantages are gained by the coupled-inductor exten- 
sion of FIG. 12 as follows: 
(1) Low output current ripple (and hence low output 
voltage ripple), when approaching the matching 
condition (n= k), completely eliminates the need 
for the output capacitors, thus further reducing 
complexity and size and weight of the amplifier. 
Even zero output current ripple may be achieved. 
(2) Significantly improved loop-gain frequency re- 
sponse permits closing the feedback loop directly 
sured loop-gain frequency response shown by dotted with no compensation. 
lines in FIG. 17 agreed very well with the theoretically (3) Further reduced complexity by use of coupled 
predicted one. Note from the corresponding minimum inductors on a single core, instead of two cores for 
phase response in FIG. 17 that even with just the small 35 two inductors. 
inherent parasitic resistances of the inductors, the real (4) Wide amplifier bandwidth is achieved without 
zero was indeed in left-half plane. When the same mea- excessive requirement on switching frequency fP 
surement was repeated with near optimum values of Although particular embodiments of the invention 
input resistances (0.57 a), the frequency shown in have been described and illustrated herein, it is recog- 
heavy line in FIG. 17 was measured. Again, this fre- 40 nized that modifications and equivalents may readily 
quency response is as predicted theoretically, namely occur to those skilled in this art, particularly in the 
that an input resistance of Rl1=0.58 fl leads to a calcu- selection of materials. For example VMOS switches 
lated real zero fz=933 Hz. Since the complex poles are may be employed as described in the aforesaid copend- 
not appreciably affected by inclusion of the parasitic ing application. Still other alternatives for the imple- 
resistances Rp, they are approximately at fcz500 Hz. 45 mentation of the switches will occur to those skilled in 
Therefore, a near cancellation of one pole and this zero the art, such as the use of quasi-complementary transis- 
results, and effectively a single-pole frequency was tors, npn transistors on both sides of the storage capaci- 
measured as shown in FIG. 17 in heavy line. Note that tor with floating drive circuits, or any other arrange- 
the high-frequency pole fp=34 kHz is close to fs/2 (40 ment for achieving bidirectional electronic switches, 
kHz) and has negligible effect upon the frequency re- 50 i.e., switches that will allow power flow in both direc- 
sponse. tions. Consequently, it is intended that the claims be 
When finally the input voltage V, was increased to interpreted to cover such modifications and equivalents. 
Vg=25 V again, a slight increase of the DC loop gain What is claimed is: 
resulted. The measured loop-gain shown in FIG. 18 had 1. A switching power stage for producing an output 
a 0 db crossover at exactly 20 kHz. Thus, when the 55 voltage to a load comprised of two dc-to-dc converters 
feedback-loop was closed, the closed-loop gain of 20 with outputs connected to opposite ends of said load for 
kHz bandwidth was measured as shown in FIG. 19. parallel operation in a true push-pull mode from a single 
Note that even though the feedback loop is closed with- DC power source, each converter comprising input and 
out any compensation, a high stability and phase margin output inductances in series with storage capacitance 
of 73" is achieved. The closed-loop gain roll-off at low 60 between the inductances, and bidirectional symmetrical 
frequencies (20 Hz) was due to a 1pF coupling capaci- switching means for alternately connecting the junction 
tor at the audio signal input (not shown in FIG. 12). between said input inductance and said storage capaci- 
In summary, some of the more important advantages tance, and the junction between said storage capaci- 
of the new switching power amplifier are: tance and said output inductance, to return current 
(1) A need for a single power supply only. 65 paths for said source, and means for operating said 
(2) Wide range of power supply voltages from low switching means for said converters out of phase, 
(10-15 V) to high (110 V) may be used owing to whereby while one switching means connects the junc- 
the basic power stage. (It may therefore be oper- tion between said input inductance and said storage 
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capacitance of one converter to said return current 
path, the other switching means connects the junction 
between said output inductance and said storage capaci- 
tance of the other converter to said return current path. 
including means for Varying the periodic Operation Of 
said switching means for said converter in a ComPle- 
mentary manner to control the switch duty ratio D for 
one state of said symmetrical switching means and the 
designed for the condition n = k, where k is the coupling 
coefficient and n is equal to the square root of the ratio 
of the respective self inductances L1 and L2 of said input 
and output inductances thus coupled for zero output 
9. A switching power stage as defined in claim 1 
wherein said input and output inductances are coupled 
on a core to form a transformer designed for the condi- 
tion n=k, where k is the coefficient and is 
2. A switching power stage as defined in claim 1 5 current ripple. 
switch duty ratio D' for the Other state Of said 'ymrnet- 10 equal to the square root ofthe ratio ofthe respective self 
rical switching whereby with a gain inductances Ll and L2 of said input and output indue- 
V/Vg=(D-D')/DD' which may be greater Or less than 
one, and with a polarity of the output voltage as chang- 
ing is required. 
3. A switching power stage as defined in claim 1 
wherein said bidirectional symmetrical switching means 
connecting the junction between said input inductance 
and said storage capacitance to said return curretn path lo 
to said source, and a first diode connecting the junction 2o wherein said input inductances of said two dc-to-dc 
tance to said return current path to said source, a pnp 
transistor connecting the junction between said output 12. A switching power stage as defined in claim 1 
inductance and said storage capacitance to said return wherein said input inductanca of said two dc-to-dc 
current path to said source, and a second diode connect- 25 converters are approximately equal, whereby ripple in 
ing the junction between said input inductance and said current from said source is substantially reduced. 
storage capacitance to said return current path and 13. A switching power stage as defined in claim I2 
means for alternately turning said transistors on in one wherein said input inductances of said two dc-to-dc 
converter for transfer of power from said source to said converters are equal, whereby ripple in current from 
load and alternately turning said transistors on in the 3o said source is reduced to zero. 
other converter in a complementary manner for push- 14. A switching power stage as defined in claim 2 
pull operation of said two dc-to-dc converters. wherein said means for varying the periodic switching 
4. A switching power stage as defined in claim 3 means is responsive to the amplitude of a conuol signal, 
wherein each transistor is connected in a grounded whereby said duty ratio controlled output of power to 
emitter configuration, whereby drive for said transistors 35 said load is proportional to said control signal, thereby 
of a converter may be from a single driver, and comple- to provide an open-loop power amplifier. 
mentary drive of said transistors in said two converters 15. A switching power stage as defined in claim 14 
may be from a two-Phase control signal generator Pro- including an input signal and means for producing said 
d u c k  a true-binary signal Q and a complementary control signal as a function of the difference between 
binary signal Q, whereby said nPn and PnP transistors 4o the amplitude of voltage across said load and said input 
are turned On alternately with Overlap Of the O n  State Of signal, thereby to provide a closed-loop power ampli- 
said transistors automatically prevented. fier. 
5. A switching power stage as defined in claim 1 16. A switching power stage as defined in claim I5 
including separate resistors connecting said source of wherein said input and output inductances of each con- 
power to said input inductance of each converter, both 45 verter are coupled a core to form a transformer 
resistors being selected for optimum linearity of DC designed for the condition n=k, where k is the coupling 
coefficient and n is equal to the square root of the ratio gain transfer characteristics. 
of the respective self inductances L1 and L2of said input wherein the criterion for optimal dc gain transfer char- and output inductances thus coupled for output acteristics is given by the relationship 
17. A dc-to-dc converter capable of bidirectional 
current flow comprising first and second inductances in 
series with storagc capacitance between the induc- 
tances, and bidirectional symmetrical switching means 
R , ~  is the required parasitic resistance of said input 55 for alternately connecting the junction between said 
first inductance and said storage capacitance and the 
RR is the required parasitic resistance of said output junction between said storage capacitance and said 
second inductance, to a return current path to a source 
7. A switching power stage as defined in claim 6 connected to either of said first and second inductances, 
wherein a 2  is very small, thereby rendering a1 insensi- 60 said bidirectional symmetrical switching means of each 
tive to a2and equal to 0.0718, whereby the value of said converter being comprised of an npn transistor connect- 
resistance connecting said input inductance to said ing the junction between said first inductance and said 
source is chosen to add to the actual parasitic resistance storage capacitance to said return current path to said 
of said load to make the effective parasitic resistance source, and a first diode connecting the junction be- 
equal to 0.0718 times the resistance of said load. 65 tween said second inductance and said storage capaci- 
8. A switching power stage as defined in claim 4 tance to said return current path to said source, a pnp 
wherein said input and output inductances of each con- transistor connecting the junction between said second 
verter are coupled on a core to form a transformer inductance and said storage capacitance to said return 
tances, thereby to provide for zero output current rip- 
ple. 
10. A switching power stage as defined in claim 9 
l5 wherein said input inductances of said two dc-to-dc 
of each converter is comprised of an npn transistor converters are approximately equal, whereby in 
current from said source is substantially reduced. 
A switching power stage as defined in 
between said output inductance and said storage capaci- converters are equal, whereby ripple in current from 
said Source reduced to zero. 
'' A switching power stage as defined in 
50 current ripple. 
a l = ( 7 - 4 f i )  (1+a2) 
where al=(Rn/R) A and azA:(Rn/R), 
R is the load resiqance, 
inductance, and 
inductance. 
17 
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current path to said source, and a second diode connect- 
ing the junction between said first inductance and said 
storage capacitance to said return current path, and 
means for alternately turning said transistors on in one 
converter and alternately turning said transistors on in 5 
the other converter in a complementary manner for 
push-pull operation of said two dc-to-dc converter for 
transfer of power from said source to said load, 
whereby said first and second inductances can be arbi- 
trarily connected, one to a source of power and the lo 
other to a load. 
18. A dc-to-dc converter as defined in claim 17 
wherein each transistor is connected in a grounded 
emitter configuration, with their bases connected di- 
rectly whereby drive for said transistors of a converter 
is from a single voltage drive source through a current 
limiting resistor. 
19. A dc-to-dc converter as defined in claim 18 
wherein said first and second inductances are coupled 2o 
on a core, whereby current ripples are reduced in at 
least one of two currents consisting of a current through 
said first inductor and current through said second in- 
ductor. 
wherein said first inductor is connected to said source 
and said second inductor is connected to said load, and 
said first and second inductors are coupled on a core to 
form a transformer designed for the condition n = k, 
where k is the coupling coefficient and n is equal to the 30 
square root of the ratio of the self inductances L1 and 
L2 of said first and second inductors, respectively, for 
zero current ripple through said second inductor. 
15 
20. A dc-to-dc converter as defined in claim 18 25 
21. A power amplifier for delivering power from a 
DC source to a load in response to a control signal 
comprising any two dc-to-dc converters, each con- 
verter having an input terminal, an output terminal, a 
reference terminal, a control terminal, and a bidirec- 
tional current flow capability between said input and 
output terminals, each converter having its input termi- 
nal connected to the same one of two opposite polarity 
terminals of said DC source, its output terminal con- 
nected to a different terminal of said load, and its refer- 
ence terminal connected to the other of said two termi- 
nals of said DC power source, and means connected to 
said control terminal of both converters for simulta- 
neous and out of phase operation in converting power 
from said source to said load so that while either one of 
the two converters is providing current from said DC 
power source to the load, the other is returning current 
from the load to said DC power source, thus providing 
true push-pull operation in delivering power to the 
load, and means for varying the duty cycle of said out- 
of-phase control means in response to a control signal. 
22. A power amplifier as defined in claim 21 whrein 
each converter has an input inductance connected to 
said DC power source, and wherein said input induc- 
tances of said two converters are approximately equal, 
whereby switching ripple in current from said source is 
reduced. 
23. A power amplifier as defined in claim 21 wherein 
each converter has an input inductance connected to 
said DC power source, and wherein said input induc- 
tances of said two converters are equal, whereby 
switching ripple in current from said source is zero. * * * * *  
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